UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/581,754	06/05/2006	Cheng Zheng	42P23020	8501
45209 INTEL/BSTZ	7590 05/11/201	EXAMINER		
BLAKELY SOKOLOFF TAYLOR & ZAFMAN LLP			ROJAS, MIDYS	
· -	1279 OAKMEAD PARKWAY SUNNYVALE, CA 94085-4040		ART UNIT	PAPER NUMBER
			2185	
			MAIL DATE	DELIVERY MODE
			05/11/2010	PAPER

# Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)
	10/581,754	ZHENG ET AL.
Office Action Summary	Examiner	Art Unit
	MIDYS ROJAS	2185
The MAILING DATE of this communication ap Period for Reply	ppears on the cover sheet with the o	correspondence address
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING ID.  - Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period.  - Failure to reply within the set or extended period for reply will, by statu Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICATION  .136(a). In no event, however, may a reply be tind  d will apply and will expire SIX (6) MONTHS from te, cause the application to become ABANDONE	N. mely filed I the mailing date of this communication. ED (35 U.S.C. § 133).
Status		
Responsive to communication(s) filed on 26 \( \text{2a} \) This action is <b>FINAL</b> .  2b) \( \text{This action for allowation} \) Since this application is in condition for allowationsed in accordance with the practice under	is action is non-final. ance except for formal matters, pro	
Disposition of Claims		
4)  Claim(s) 1-16 and 25-29 is/are pending in the 4a) Of the above claim(s) is/are withdra 5)  Claim(s) is/are allowed.  6)  Claim(s) 1-16 and 25-29 is/are rejected.  7)  Claim(s) is/are objected to.  8)  Claim(s) are subject to restriction and/	awn from consideration.	
9) The specification is objected to by the Examin	nor	
10) ☐ The drawing(s) filed on <u>05 June 2006</u> is/are:  Applicant may not request that any objection to the Replacement drawing sheet(s) including the correction.  The oath or declaration is objected to by the E	a)⊠ accepted or b)⊡ objected to e drawing(s) be held in abeyance. Se ction is required if the drawing(s) is ob	e 37 CFR 1.85(a). ejected to. See 37 CFR 1.121(d).
Priority under 35 U.S.C. § 119		
12) Acknowledgment is made of a claim for foreig a) All b) Some * c) None of:  1. Certified copies of the priority documer 2. Certified copies of the priority documer 3. Copies of the certified copies of the priority application from the International Burea * See the attached detailed Office action for a list	nts have been received. nts have been received in Applicat ority documents have been receiv au (PCT Rule 17.2(a)).	ion No ed in this National Stage
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date 4/27/2010.	4)  Interview Summary Paper No(s)/Mail D 5)  Notice of Informal F 6)  Other:	ate

### **DETAILED ACTION**

## Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 4/26/2010 has been entered.

## Response to Arguments

2. Applicant's arguments with respect to amended claims 1, 7, 12, and 25 have been considered but are not persuasive.

Applicant argues that the references being relied upon do not teach the reduced overhead claimed of storing data in adjacent memory locations that span a memory boundary with a single header. Particularly, Applicant argues that Garthwaite's block configuration is determined by the head compactor, it is temporary and therefore do not constitute an organizational feature of the memory array as claimed.

However, the examiner would like to point out that the organizational feature of the memory array as claimed is provided by the reference of Sinclair. Garthwaite et al. is being relied upon for its teaching of storing data objects across block boundaries using a single header (compacting a heap memory to remove gaps between live memory objects, Col. 2, lines 35-41, wherein the process of compacting the heap, an

object may be relocated to a destination location that causes the object to span two destination blocks after compaction, see Col. 18, lines 20-24; Claim 3; and Figure 6B showing a compacted heap and object 310C spanning block 320A and 320B, object 310F spanning block 320B and 320C, and object 310I spanning block 320D and 320E). In the system of Garthwaite et al. each object contains a single header (see object 450 of Figure 4B) even when stored spanning two blocks of the heap. In combining the references of Eilert, Sinclair, and Garthwaite, the resulting invention is that of storing data objects across block boundaries using a single header.

### Information Disclosure Statement

3. The information disclosure statement (IDS) submitted on 4/27/2010 has been considered by the examiner.

## Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 1-2, 6-8, 12-13, and 25-26 are rejected under 35 U.S.C. 103(a) as being obvious over Eilert (US 6,909,645) in view of Sinclair (US 2007/0088904) further in view of Garthwaite et al. (US 7,389,395).

Regarding Claim 1, Eilert discloses a memory device comprising: an array of memory locations implemented as bit-alterable, non-volatile phase change memory configured as a plurality of blocks of memory locations (bit-alterable phase change

memory, Col. 1, line 65 – Col. 2, line 6); and control circuitry coupled with the array of memory locations (processors 52 as shown in Figure 4).

Eilert does not disclose a control circuitry that causes a block of data to be stored in the array of memory spanning a boundary between a first block of memory locations and a second block of memory locations.

Sinclair discloses a control circuitry that causes a block of data to be stored in the array of memory spanning a boundary between a first block of memory locations and a second block of memory locations (paragraph 0009 wherein a transformed data unit may be split into two or more data groups by a physical block boundary). It would have been obvious to one of ordinary skill in the art the time the invention was made to modify the memory of Eilert to store data spanning two block of memory by splitting the data with the physical block boundary, as taught by Sinclair, since doing so allows for the efficient use of memory capacity.

Eilert in view of Sinclair does not teach storing data in adjacent memory locations that span a memory boundary with a single header.

Garthwaite et al. discloses compacting a heap memory to remove gaps between live memory objects (Col. 2, lines 35-41) wherein the process of compacting the heap, an object may be relocated to a destination location that causes the object to span two destination blocks after compaction (see Col. 18, lines 20-24; Claim 3; and Figure 6B showing a compacted heap and object 310C spanning block 320A and 320B, object 310F spanning block 320B and 320C, and object 310I spanning block 320D and 320E).

In the system of Garthwaite et al. each object contains a single header (see object 450 of Figure 4B) even when stored spanning two blocks of the heap.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the system of the combination of Eilert in view of Sinclair to include the memory compacting of Garthwaite et al. since doing so avoids fragmentation problems by removing gaps between data objects, thus creating contiguous blocks of available memory and allowing for larger objects to be allocated as well as enabling faster allocation algorithms requiring contiguous free memory (see Col. 2, lines 33-41 of Garthwaite et al.).

Regarding Claim 2, Eilert in view of Sinclair further in view of Garthwaite et al. discloses the memory device wherein the control circuitry causes a header having an indication of a memory location corresponding to the block of data (additional amount of data storing ECC and overhead related to the user data and the temporary cell group in which it is stored, paragraph 0004) to be stored within the first block of memory locations (paragraph 0009 wherein a transformed data unit may be split into two or more data groups by a physical block boundary and wherein a header is stored at the beginning of the block of data and therefore, it must be stored within the first data group when the block is split by the physical block boundary).

Regarding Claim 6, Eilert in view of Sinclair further in view of Garthwaite et al. discloses the memory device wherein the block of data comprises system data to be

used during system initialization and further wherein the block of data is stored in a preselected location within the memory array for all initialization sequences (boot code for initialization is stored within ROM 29, paragraph 0038 of Sinclair).

Regarding Claim 7, Eilert discloses a method comprising:

receiving data to be stored in a bit-alterable, non-volatile phase change memory configured as a plurality of blocks of memory locations (bit-alterable phase change memory, Col. 1, line 65 – Col. 2, line 6); and control circuitry coupled with the array of memory locations (such as that in processors 52 as shown in Figure 4).

Eilert does not disclose a causing a block of data to be stored in the array of memory spanning a boundary between a first block of memory locations and a second block of memory locations.

Sinclair discloses causing a block of data to be stored in the array of memory spanning a boundary between a first block of memory locations and a second block of memory locations (paragraph 0009 wherein a transformed data unit may be split into two or more data groups by a physical block boundary). It would have been obvious to one of ordinary skill in the art the time the invention was made to modify the memory of Eilert to store data spanning two block of memory by splitting the data with the physical block boundary, as taught by Sinclair, since doing so allows for the efficient use of memory capacity.

Eilert in view of Sinclair does not teach storing data in adjacent memory locations that span a memory boundary with a single header.

Page 7

Garthwaite et al. discloses compacting a heap memory to remove gaps between live memory objects (Col. 2, lines 35-41) wherein the process of compacting the heap, an object may be relocated to a destination location that causes the object to span two destination blocks after compaction (see Col. 18, lines 20-24; Claim 3; and Figure 6B showing a compacted heap and object 310C spanning block 320A and 320B, object 310F spanning block 320B and 320C, and object 310I spanning block 320D and 320E). In the system of Garthwaite et al. each object contains a single header (see object 450 of Figure 4B) even when stored spanning two blocks of the heap.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the system of the combination of Eilert in view of Sinclair to include the memory compacting of Garthwaite et al. since doing so avoids fragmentation problems by removing gaps between data objects, thus creating contiguous blocks of available memory and allowing for larger objects to be allocated as well as enabling faster allocation algorithms requiring contiguous free memory (see Col. 2, lines 33-41 of Garthwaite et al.).

Regarding Claim 8, Eilert in view of Sinclair further in view of Garthwaite et al. discloses the method further comprising causing a header having an indication of a memory location corresponding to the block of data (additional amount of data storing ECC and overhead related to the user data and the temporary cell group in which it is stored, paragraph 0004) to be stored within the first block of memory locations (paragraph 0009 wherein a transformed data unit may be split into two or more data

groups by a physical block boundary and wherein a header is stored at the beginning of the block of data and therefore, it must be stored within the first data group when the block is split by the physical block boundary).

Regarding Claim 12, Eilert discloses an article comprising a computer-readable medium having stored thereon instructions that, when executed, cause one or more processors to: receive data to be stored in a bit-alterable, non-volatile phase change memory configured as a plurality of blocks of memory locations (bit-alterable phase change memory, Col. 1, line 65 – Col. 2, line 6); and control circuitry coupled with the array of memory locations (such as that in processors 52 as shown in Figure 4).

Eilert does not disclose a causing a block of data to be stored in the array of memory spanning a boundary between a first block of memory locations and a second block of memory locations.

Sinclair discloses causing a block of data to be stored in the array of memory spanning a boundary between a first block of memory locations and a second block of memory locations (paragraph 0009 wherein a transformed data unit may be split into two or more data groups by a physical block boundary). It would have been obvious to one of ordinary skill in the art the time the invention was made to modify the memory of Eilert to store data spanning two block of memory by splitting the data with the physical block boundary, as taught by Sinclair, since doing so allows for the efficient use of memory capacity.

Eilert in view of Sinclair does not teach storing data in adjacent memory locations that span a memory boundary with a single header.

Garthwaite et al. discloses compacting a heap memory to remove gaps between live memory objects (Col. 2, lines 35-41) wherein the process of compacting the heap, an object may be relocated to a destination location that causes the object to span two destination blocks after compaction (see Col. 18, lines 20-24; Claim 3; and Figure 6B showing a compacted heap and object 310C spanning block 320A and 320B, object 310F spanning block 320B and 320C, and object 310I spanning block 320D and 320E). In the system of Garthwaite et al. each object contains a single header (see object 450 of Figure 4B) even when stored spanning two blocks of the heap.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the system of the combination of Eilert in view of Sinclair to include the memory compacting of Garthwaite et al. since doing so avoids fragmentation problems by removing gaps between data objects, thus creating contiguous blocks of available memory and allowing for larger objects to be allocated as well as enabling faster allocation algorithms requiring contiguous free memory (see Col. 2, lines 33-41 of Garthwaite et al.).

Regarding Claim 13, Eilert in view of Sinclair further in view of Garthwaite et al. discloses the article further comprising instructions that, when executed, cause the one or more processors to cause a header (additional amount of data storing ECC and overhead related to the user data and the temporary cell group in which it is stored,

paragraph 0004) having an indication of a memory location corresponding to the data fragment to be stored within the first block of memory locations (paragraph 0009 wherein a transformed data unit may be split into two or more data groups by a physical block boundary and wherein a header is stored at the beginning of the block of data and therefore, it must be stored within the first data group when the block is split by the physical block boundary).

Regarding Claim 25, Eilert discloses a system comprising:

memory locations (such as that in processors 52 as shown in Figure 4).

an antenna (for reception and transmission through wireless interface, 56, Fig 4);

a memory system coupled with the antenna, the memory system having an array of memory locations implemented as bit-alterable, non-volatile phase change memory configured as a plurality of blocks of memory locations (bit-alterable phase change memory, Col. 1, line 65 – Col. 2, line 6); and control circuitry coupled with the array of

Eilert does not disclose a control circuitry that causes a block of data to be stored in the array of memory spanning a boundary between a first block of memory locations and a second block of memory locations.

Sinclair discloses a control circuitry that causes a block of data to be stored in the array of memory spanning a boundary between a first block of memory locations and a second block of memory locations (paragraph 0009 wherein a transformed data unit may be split into two or more data groups by a physical block boundary). It would have been obvious to one of ordinary skill in the art the time the invention was made to

modify the memory of Eilert to store data spanning two block of memory by splitting the data with the physical block boundary, as taught by Sinclair, since doing so allows for the efficient use of memory capacity.

Eilert in view of Sinclair does not teach storing data in adjacent memory locations that span a memory boundary with a single header.

Garthwaite et al. discloses compacting a heap memory to remove gaps between live memory objects (Col. 2, lines 35-41) wherein the process of compacting the heap, an object may be relocated to a destination location that causes the object to span two destination blocks after compaction (see Col. 18, lines 20-24; Claim 3; and Figure 6B showing a compacted heap and object 310C spanning block 320A and 320B, object 310F spanning block 320B and 320C, and object 310I spanning block 320D and 320E). In the system of Garthwaite et al. each object contains a single header (see object 450 of Figure 4B) even when stored spanning two blocks of the heap.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the system of the combination of Eilert in view of Sinclair to include the memory compacting of Garthwaite et al. since doing so avoids fragmentation problems by removing gaps between data objects, thus creating contiguous blocks of available memory and allowing for larger objects to be allocated as well as enabling faster allocation algorithms requiring contiguous free memory (see Col. 2, lines 33-41 of Garthwaite et al.).

Regarding Claim 26, Eilert in view of Sinclair further in view of Garthwaite et al. discloses the system wherein the control circuitry causes a header having an indication of a memory location corresponding to the block of data (additional amount of data storing ECC and overhead related to the user data and the temporary cell group in which it is stored, paragraph 0004) to be stored within the first block of memory locations (paragraph 0009 wherein a transformed data unit may be split into two or more data groups by a physical block boundary and wherein a header is stored at the beginning of the block of data and therefore, it must be stored within the first data group when the block is split by the physical block boundary).

6. Claims 3-5, 9-11, 14-16, and 27-29 are rejected under 35 U.S.C. 103(a) as being unpatentable over Eilert (US 6,909,645) in view of Sinclair (US 2007/0088904) further in view of Garthwaite et al. (US 7,389,395) as applied to claims 1-3, 6-9, 12-14, 17-18, 21-22, and 25-27, above, and further in view of Zaidi (US 2006/0245236).

Regarding Claims 3, 9, 14, and 27, Eilert in view of Sinclair further in view of Garthwaite et al. does not teach the memory device wherein the bit-alterable, non-volatile memory includes cells including a thin film chalcogenide alloy material. Zaidi discloses a phase change memory comprising a chalcogenide material. It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the invention of Eilert in view of Sinclair further in view of Garthwaite et al. to

Art Unit: 2185

include a chalcogenide alloy material in the composition of the phase change memory since this is a well known composition for this type of memory.

Regarding Claims 4, 10, 15, and 28, Zaidi discloses a chalcogenide alloy material comprising GeSbTe (paragraph 0058).

Regarding Claims 5, 11, 16, and 29, Zaidi discloses a chalcogenide alloy material comprising AgInSbTe (paragraph 0058).

## Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to MIDYS ROJAS whose telephone number is (571)272-4207. The examiner can normally be reached on M-TH 6:00am - 4:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Sanjiv Shah can be reached on (571) 272-4098. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2185

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information

system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Midys Rojas/ Examiner, Art Unit 2185

MR